Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reading circuit and method for a multilevel non-volatile memory

Reading circuit and method for a multilevel non-volatile memory

US Patent 6657895 · Granted Dec 2, 2003

Estimated economic value: $14,250,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data memory access collision manager, device and method2024
Latch architecture2022
Memory device with a common source select line for two memory portions of a logi2020
Programming non-volatile electronic memory device with NAND architecture2020
Electronic memory device having two portions that can be decoupled2019
Memory wear leveling2017
Sub-sector wear leveling in memories2017
Semiconductor field-effect transistor, memory cell and memory device2016
Non-volatile configuration for serial non-volatile memory2016
Execute-in-place mode configuration for serial non-volatile memory2016
Sub-sector wear leveling in memories2015
Execute-in-place mode configuration for serial non-volatile memory2015