Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuits for a low swing clocking scheme

Circuits for a low swing clocking scheme

US Patent 6657474 · Granted Dec 2, 2003

Estimated economic value: $54,763,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Switchable voltage clamp circuit2004
Arrangements having ternary-weighted parameter stepping2003
Latching sense amplifier1999
High frequency input buffer1999
Current source arrangement for three-level emitter-coupled logic and four-level 1988
Dynamic ECL line driver circuit1987
Multilevel differential ECL/CML gate circuit1987
Emitter coupled logic having enhanced speed characteristic for turn-on and turn-1986
AFL (advanced fast logic) line driver circuit1986
ECL Gate with switched load current source1985
ECL Logic circuit with a circuit for dynamically switchable low drop current sou1985
Dynamic ECL circuit adapted to drive loads having significant capacitance1985