Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and integrated circuit arranged for feeding a test forcing pattern on a single shared pin of the circuit

US Patent 6657451 · Granted Dec 2, 2003

Estimated economic value: $960,000

Assignee

Inventors

View full patent text on Google Patents →