Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor recessed mask interconnect technology

Semiconductor recessed mask interconnect technology

US Patent 6657305 · Granted Dec 2, 2003

Estimated economic value: $4,756,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Anti-fuse and fuse structures for improving the functionality of qubit circuits2025
Anti-fuse and fuse structures for improving the functionality of qubit circuits2025
Layered substrate structures with aligned optical access to electrical devices2024
Microwave-to-optical quantum transducers2023
Enhanced adhesive materials and processes for 3D applications2021
SOI wafers with buried dielectric layers to prevent CU diffusion2021
3D integration method using SOI substrates and structures produced thereby2020
3D integration method using SOI substrates and structures produced thereby2020
Enhanced adhesive materials and processes for 3D applications2020
3D integration method using SOI substrates and structures produced thereby2020
Vertically integrated active matrix backplane2020
Enhanced via fill material and processing for dual damscene integration2019