Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

System and method implementing a secondary bus to avoid read data latency

US Patent 6654845 · Granted Nov 25, 2003

Estimated economic value: $50,228,000

Assignee

Inventors

View full patent text on Google Patents →