Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced topography DRAM cell fabricated using a modified logic process and method for operating same

Reduced topography DRAM cell fabricated using a modified logic process and method for operating same

US Patent 6654295 · Granted Nov 25, 2003

Estimated economic value: $3,468,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Server apparatus and fixing mechanism thereof2021
Electronic device capable of installing different modules and case module thereo2021
Durable maintenance of memory cell electric current sense window following progr2017
Configurable memory device2013
Method and apparatus of operating a non-volatile DRAM2013
Systematic method for variable layout shrink2012
N-channel SONOS non-volatile memory for embedded in logic2012
Electrical fuse circuit for security applications2011
Non-volatile memory apparatus and method with deep N-well2011
Method to increase charge retention of non-volatile memory manufactured in a sin2011
Electrical fuse circuit for security applications2010
Scalable embedded DRAM array2010