Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Subranging analog to digital converter with multi-phase clock timing

Subranging analog to digital converter with multi-phase clock timing

US Patent 6653966 · Granted Nov 25, 2003

Estimated economic value: $27,455,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-agent planning system for controlling non-player agents in a game2025
Circuit and method for calibration of a digital-to-analog converter2025
Intermodulation distortion suppresion circuit and method2025
Configurable attenuator circuit and method2025
Circuit and method for calibration of digital-to-analog converter2025
Systems and method of compensating for nonlinear capacitance in converters2024
Systems and methods of signed conversion2024
Calibration detector with two offset compensation loops2024
Authoring content for a conversational bot2024
Selecting a response in a multi-turn interaction between a user and a conversati2023
Event-based semantic search and retrieval2023
Persisting an AI-supported conversation across multiple channels2022