Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for synthesizing a clock signal using a compact and low power delay locked loop (DLL)

Method and apparatus for synthesizing a clock signal using a compact and low power delay locked loop (DLL)

US Patent 6653876 · Granted Nov 25, 2003

Estimated economic value: $27,455,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compact and highly efficient DRAM cell2012
Compact and highly efficient DRAM cell2010
Integrated circuit with dynamically controlled voltage supply2009
Compact and highly efficient DRAM cell2008
Compact and highly efficient DRAM cell2007
Integrated circuit dynamic parameter management in response to dynamic energy ev2007
Integrated circuit dynamic parameter management in response to dynamic energy ev2007
Synchronous controlled, self-timed local SRAM block2006
Computer program for programming an integrated circuit speed capability indicato2006
Method and apparatus for synthesizing a clock signal using a compact and low pow2006
Method and apparatus for synthesizing a clock signal using a compact and low pow2006
Synchronous controlled, self-timed local SRAM block2005