Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High-speed memory controller for pipelining memory read transactions

High-speed memory controller for pipelining memory read transactions

US Patent 6651148 · Granted Nov 18, 2003

Estimated economic value: $147,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Modified branch metric calculator to reduce interleaver memory and improve perfo2012
Buffer compression in automatic retransmission request (ARQ) systems2010
Method and apparatus for block and rate independent decoding of LDPC codes2009
Parameter generation for interleavers2009
BER calculation device for calculating the BER during the decoding of an input s2009
Modified branch metric calculator to reduce interleaver memory and improve perfo2008
Architecture for a faster max* computation2004