Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus to enhance testability of logic coupled to IO buffers

Method and apparatus to enhance testability of logic coupled to IO buffers

US Patent 6650136 · Granted Nov 18, 2003

Estimated economic value: $37,831,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Test, validation, and debug architecture2019
Activating a design test mode in a graphics card having multiple execution units2011
Loading test data into execution units in a graphics card to test execution2010
Method and apparatus for generating multiple system memory drive strengths2007
Apparatus and method to provide a single reference component for multiple circui2004
Method and apparatus for fault tolerant and flexible test signature generator2004
Method and apparatus for fault tolerant and flexible test signature generator2004
Apparatus and method to use a single reference component in a master-slave confi2004
Built-in self-testing for embedded memory2003
Apparatus and method to provide a single reference component for multiple circui2003
Apparatus and method to use a single reference component in a master-slave confi2003
Apparatus and method for dynamic on-die termination in an open-drain bus archite2002