{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Phase-locked loop (PLL) circuit for selectively correcting clock skew in different modes", "item": "https://www.patentleaderboard.com/patent/6647081"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Phase-locked loop (PLL) circuit for selectively correcting clock skew in different modes

Phase-locked loop (PLL) circuit for selectively correcting clock skew in different modes

US Patent 6647081 · Granted Nov 11, 2003

Estimated economic value: $29,260,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Home occupant detection and monitoring system2024
Home occupant detection and monitoring system2021
Methods and systems for data alignment in network devices2018
Methods and systems for using shared logic at network devices2017
Soft error protection for content addressable memory2015
Method to improve the performance of a computer network2012
Autonomous mapping of protected data streams to fibre channel frames2010
Method and apparatus for addition of aqueous solutions to high temperature proce2009
Message signaled interrupt extended (MSI-X) auto clear and failsafe lock2009
Stacking series of non-power-of-two frame buffers in a memory array2008
Phase-locked loop (PLL) circuit for selectively correcting clock skew in differe2007
Phase-locked loop (PLL) circuit for selectively correcting clock skew in differe2007