Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-bias and differential structure based PLL with fast lockup circuit and current range calibration for process variation

Self-bias and differential structure based PLL with fast lockup circuit and current range calibration for process variation

US Patent 6646512 · Granted Nov 11, 2003

Estimated economic value: $48,275,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for transferring a multidimensional array of data to a non-con2010
Gain control circuitry for delay locked loop circuit2005
Gain control circuitry for delay locked loop circuit2005
Current biased phase locked loop2005
Current biased phase locked loop2005
Pipelined content addressable memory with read only element encoding scheme2003
High speed analog to digital converter2002
Common bias and differential structure based DLL with fast lockup circuit and cu2002
CMOS single input buffer for multiplexed inputs1993