Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Verifying performance of a buffering and selection network device

Verifying performance of a buffering and selection network device

US Patent 6643257 · Granted Nov 4, 2003

Estimated economic value: $11,371,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power saving systems and methods for Universal Serial Bus (USB) systems2017
High-frequency signal observations in electronic systems2017
Shared control of a phase locked loop (PLL) for a multi-port physical layer (PHY2017
Apparatuses, methods, and systems for glitch-free clock switching2016
Memory access alignment in a double data rate (‘DDR’) system2016
Memory access alignment in a double data rate (‘DDR’) system2016
Memory access alignment in a double data rate (‘DDR’) system2014
Memory access alignment in a double data rate (‘DDR’) system2013
Opportunistic bus access latency2012
Buckets of commands in a multiprocessor-based verification environment2012
Apparatus and method to coordinate calendar searches in a network scheduler give2012
Validating manufacturing test rules pertaining to an electronic component2012