Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Rescheduling data input and output commands for bus synchronization by using digital latency shift detection

Rescheduling data input and output commands for bus synchronization by using digital latency shift detection

US Patent 6636978 · Granted Oct 21, 2003

Estimated economic value: $7,269,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Structures and methods of identifying unprogrammed bits for one-time-programmabl2023
Structures and methods of identifying unprogrammed bits for one-time-programmabl2022
Memory with read circuit for current-to-voltage slope characteristic-based sensi2022
Charge trap memory devices2022
Twin cell memory-based physically unclonable function2022
Authenticating a hardware chip using an intrinsic chip identifier2021
Data dependent sense amplifier with symmetric margining2021
System for providing a promotion at a point-of-sale terminal based upon an inaud2020
Program and erase memory structures2020
Providing an authenticating service of a chip2020
Architecture and implementation of cortical system, and fabricating an architect2020
Architecture and implementation of cortical system, and fabricating an architect2019