Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Polygon anti-aliasing with any number of samples on an irregular sample grid using a hierarchical tiler

Polygon anti-aliasing with any number of samples on an irregular sample grid using a hierarchical tiler

US Patent 6636232 · Granted Oct 21, 2003

Estimated economic value: $19,669,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for testing a device-under-test2016
System and method for communicating information from a single-threaded applicati2009
Multi-function unit of a graphics system for updating a hierarchical Z buffer2006
Active region determination for line generation in regionalized rasterizer displ2006
System and method for performing BLTs2005
Active region determination for line generation in regionalized rasterizer displ2004
Method and apparatus for performing scan conversion in a computer graphics displ2002
Method and apparatus for performing Z buffer depth comparison operations2001
System and method for triangle rasterization with frame buffers interleaved in t1999
High speed interconnect bus1999
Backup FIFO in-line storage1999
Dual pipelined interconnect1999