Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pixel clock PLL frequency and phase optimization in sampling of video signals for high quality image display

Pixel clock PLL frequency and phase optimization in sampling of video signals for high quality image display

US Patent 6633288 · Granted Oct 14, 2003

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods for mitigating DDoS attack using hardware device and devices thereof2025
Methods for dynamically mitigating network attacks and devices thereof2023
Truck bedslide assembly2023
Smart energy storage system2020
Write-back cache for storage controller using persistent system memory2020
Spanned RAID with nested parity2019
Fuel supplement to reduce harmful emissions2019
Raid rebuild algorithm with low I/O impact2018
System and method for replacing storage devices2018
Systems and methods for optimized utilization of storage resources based on perf2018
Flushing host cache data before rebuilding degraded redundant virtual disk2018
Efficient rebuild of storage devices in a redundant array of independent disks (2017