Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory cell arrangement

Memory cell arrangement

US Patent 6627940 · Granted Sep 30, 2003

Estimated economic value: $187,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuits with tungsten interconnect liners2025
Dielectric sidewall features for tuning thin film transistor (TFT) parasitics2025
Low defect, high mobility thin film transistors with in-situ doped metal oxide c2025
Multilevel wordline assembly for embedded DRAM2025
Capacitor connections in dielectric layers2025
RF-connector system2025
Passivation layers for thin film transistors2025
Decoupling capacitors and methods of fabrication2025
Two transistor memory cell using stacked thin-film transistors2025
Planar buried channel structure integrated with non-planar structures2025
Three-dimensional capacitors with double metal electrodes2024
Through plate interconnect for a vertical MIM capacitor2024