Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for adjusting the clock delay in systems with multiple integrated circuits

Method and apparatus for adjusting the clock delay in systems with multiple integrated circuits

US Patent 6621882 · Granted Sep 16, 2003

Estimated economic value: $54,819,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ski bracket system2025
Method and apparatus for improved data transfer between processor cores2021
Matrix vector multiply techniques2018
Methods for filling holes in printed wiring boards2014
Expandable fluid cooling structure2013
System and method for managing addresses in a computing system2011
Method for forming laminated multiple substrates2011
System and method for interconnecting circuit boards2010
Methods for filling holes in printed wiring boards2010
Method and apparatus for a federation control plane in an orthogonal system2010
Technique for laminating multiple substrates2009
Laminated multiple substrates2007