Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and bus interface employing a memory in an intergrated circuit which is used to link a bus with an application device to be controlled by the bus

Method and bus interface employing a memory in an intergrated circuit which is used to link a bus with an application device to be controlled by the bus

US Patent 6618832 · Granted Sep 9, 2003

Estimated economic value: $236,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for generating lens-related metadata2020
Method and apparatus for determining a sharpness metric of an image2018
Deblurring of an image from a sequence of images2016
Method and apparatus for performing super-resolution2016
Solid state memory with reduced number of partially filled pages2015
Storing/reading several data streams into/from an array of memories2015
Self resetting target apparatus2013
Method and apparatus for dealing with write errors when writing information data2013
Device for real-time streaming of two or more streams in parallel to a solid sta2013
Method and apparatus for dealing with write errors when writing information data2013
Method and system for storing logical data blocks into flash-blocks in multiple 2012
Mass storage system with improved usage of buffer capacity2012