Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System for conserving power by ceasing at least one clock signal from PHY layer to MAC layer in network adapter if signal from cable is not detected

System for conserving power by ceasing at least one clock signal from PHY layer to MAC layer in network adapter if signal from cable is not detected

US Patent 6618814 · Granted Sep 9, 2003

Estimated economic value: $39,870,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ethernet auto-negotiation with parallel detect for 10G DAC or other non-auto-neg2018
Method, system, and program for managing a speed at which data is transmitted be2013
Method, system, and program for managing a speed at which data is transmitted be2011
Method, system, and program for managing congestion in a network controller2011
Method, system, and program for handling device interrupts in a multi-processor 2009
Method, system, and program for processing data packets in packet buffers2007
Managing data processing rates at a network adapter using a temperature sensor2007
Method and apparatus for improving transmission performance by caching frequentl2006
Interrupt processing apparatus, system, and method2005
Method and apparatus for offloading checksum2003
Bus bridging method and apparatus including use of read size indicators2002
Method and system of dynamically selecting a data coalesce technique in a comput2002