Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Phase locked-loop using sub-sampling

Phase locked-loop using sub-sampling

US Patent 6614866 · Granted Sep 2, 2003

Estimated economic value: $28,857,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self calibration for mirror positioning in optical MEMS interferometers2017
Self calibration for mirror positioning in optical MEMS interferometers2017
Technique to determine mirror position in optical interferometers2014
Phase locked-loop using sub-sampling2002
Phase locked-loop using sub-sampling2002
Closed-loop voltage-to-frequency converter2001
Dynamic current mode logic family2000
Low-power direct digital frequency synthesizer architecture1999
BiCMOS transceiver (driver and receiver) for gigahertz operation1999
Low-power high performance adder1998
Low-power BiCMOS/ECL SRAM1997
All-N-logic high-speed single-phase dynamic CMOS logic1996