Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory interface with programable clock to output time based on wide range of receiver loads

Memory interface with programable clock to output time based on wide range of receiver loads

US Patent 6611905 · Granted Aug 26, 2003

Estimated economic value: $17,117,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High reliability memory module with a fault tolerant address and command bus2013
High reliability memory module with a fault tolerant address and command bus2013
High density high reliability memory module with power gating and a fault tolera2013
Memory subsystem with positional read data latency2012
High density high reliability memory module with power gating and a fault tolera2011
Systems and methods for assessing the potential for fraud in business transactio2010
System, method and storage medium for providing a serialized memory interface wi2010
High reliability memory module with a fault tolerant address and command bus2010
High reliability memory module with a fault tolerant address and command bus2010
276-pin buffered memory module with enhanced fault tolerance2010
Memory device with programmable receivers to improve performance2010
Memory device with programmable receivers to improve performance2010