Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing the power consumed by a processor by gating the clock signal to pipeline stages

Method and apparatus for reducing the power consumed by a processor by gating the clock signal to pipeline stages

US Patent 6609209 · Granted Aug 19, 2003

Estimated economic value: $57,835,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Implantable cardioverter-defibrillator (ICD) tachyarrhythmia detection modificat2025
Methods for metadata driven application programming interface creation2025
Dynamically assigning compression priority to cached entries in storage devices2025
Performing hardware operator fusion2025
Analytical model to optimize deep learning models2025
Delivery of cardiac pacing therapy for cardiac remodeling2025
Medical system for seamless therapy adjustment2025
Efficient utilization of processing element array2025
Pace pulse detector for a medical device2024
Sensing cardiac signals with leads implanted in epidural space2024
Medical system for therapy adjustment2024
Implantable cardioverter-defibrillator (ICD) tachyarrhythmia detection modificat2024