Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple data rate bit synchronizer having phase/frequency detector gain constant proportional to PLL clock divider ratio

Multiple data rate bit synchronizer having phase/frequency detector gain constant proportional to PLL clock divider ratio

US Patent 6606364 · Granted Aug 12, 2003

Estimated economic value: $2,669,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Frequency mixer using current feedback amplifiers2010
Mitigation of antenna test range impairments caused by presence of undesirable e2002
Extension of dynamic range of emitter and detector circuits of spread spectrum-b2002
Antenna having electrically controllable radar cross-section2001
Microstrip phase shifter having phase shift filter device2001
Mitigation of antenna test range impairments caused by presence of undesirable e2001
Extension of dynamic range of emitter and detector circuits of spread spectrum-b2001
Microstrip phase shifter including a power divider and a coupled line filter2000
Broadband high power amplifier1993
Optical range finder1992
Bit synchronizer for short duration burst communications1991