Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reduction of noise sensitivity in dynamic logic circuits

Method and apparatus for reduction of noise sensitivity in dynamic logic circuits

US Patent 6603333 · Granted Aug 5, 2003

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for converting parser determined sentence parts to computer understanding2023
Preserving data integrity in cognitive multi-agent systems2022
Network mixing patterns2022
Custom circuit power analysis2019
Capacitive mismatch measurement2019
Three-dimensional integrated circuit stack2016
Selectable multi-way comparator2014
Method and apparatus for prioritizing processor scheduler queue operations2014
Low power content-addressable memory and method2013
CMOS circuit with dynamic parasitic net pulldown circuit2013
Method and system for the architecture and implementation of a conscious machine2008
Core redundancy in a chip multiprocessor for highly reliable systems2008