Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for making low voltage transistors with increased breakdown voltage to substrate having three different MOS transistors

Method for making low voltage transistors with increased breakdown voltage to substrate having three different MOS transistors

US Patent 6600205 · Granted Jul 29, 2003

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wireless lighted pyramid system2025
Blower, ozone-degradable coating film-bearing article, air-conditioning system, 2025
Electrolytic capacitor having improved leakage current suppression2025
Image processing apparatus, image processing method, and non-transitory storage 2025
Information processing apparatus, information processing method, and non-transit2025
Adhesive set, adhesive body, and manufacturing method therefor2025
Image processing apparatus for generating a highly visible three-dimensional ima2024
Mold, manufacturing device, and manufacturing method for manufacturing molded bo2024
Water-based paint composition2024
Image processing apparatus, image processing method, and storage medium2023
Temperature-sensitive transistor gate driver2023
Work instruction system and work instruction method2023