Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Performance enhancement for code transitions of floating point and packed data modes

Performance enhancement for code transitions of floating point and packed data modes

US Patent 6598149 · Granted Jul 22, 2003

Estimated economic value: $27,595,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor with registers storing committed/speculative data and a RAT state hist2003
Data processor with circuitry for handling pointers associated with a register e1998
Integer and floating point register alias table within processor device1997
Floating point register alias table FXCH and retirement floating point register 1996
Idiom recognizer within a register alias table1995