Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cache memory with dual-way arrays and multiplexed parallel output

Cache memory with dual-way arrays and multiplexed parallel output

US Patent 6594728 · Granted Jul 15, 2003

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Detection and control of resource congestion by a number of processors2016
Method for performing cache coherency in a computer system2013
Detection and control of resource congestion by a number of processors2012
Method for performing cache coherency in a computer system2010
Method and system for renaming registers in a microprocessor2008
Method and apparatus for recording trace data in a microprocessor based integrat2006
Method and system for prefetching data2005
Cache memory for identifying locked and least recently used storage locations2005
Device and method for storing information in memory2004
Method and apparatus for recording program execution in a microprocessor based i2003
Translation lookaside buffer with virtual address conflict prevention2001
Address queue2001