Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for improving system memory bandwidth utilization during graphics translational lookaside buffer cache miss fetch cycles

Method and apparatus for improving system memory bandwidth utilization during graphics translational lookaside buffer cache miss fetch cycles

US Patent 6593931 · Granted Jul 15, 2003

Estimated economic value: $37,859,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduce power by frame skipping2025
Compute optimization mechanism for deep neural networks2025
Enabling product SKUs based on chiplet configurations2024
Disaggregation of system-on-chip (SOC) architecture2024
Graphics processor operation scheduling for deterministic latency2024
Disaggregation of system-on-chip (SOC) architecture2024
Dynamically power on/off processing clusters during execution2024
Compute optimization mechanism for deep neural networks2024
Hybrid low power homogenous grapics processing units2023
Disaggregation of system-on-chip (SOC) architecture2023
Disaggregation of system-on-chip (SOC) architecture2023
Graph stream mining pipeline for efficient subgraph detection2023