Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for generating a clock delay within an interconnect cable assembly

System and method for generating a clock delay within an interconnect cable assembly

US Patent 6587907 · Granted Jul 1, 2003

Estimated economic value: $15,698,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-integer word size translation through rotation of different buffer alignment2010
Device and method to cause a false data value to be correctly seen as the proper2006
Back pressure test fixture to allow probing of integrated circuit package signal2004
Back pressure test fixture to allow probing of integrated circuit package signal2004
System and method for creating probe masks2004
Device and method to cause a false data value to be correctly seen as the proper2004