Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of querying a four-transistor memory array as a content addressable memory by rows or columns

Method of querying a four-transistor memory array as a content addressable memory by rows or columns

US Patent 6584002 · Granted Jun 24, 2003

Estimated economic value: $18,701,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Injectable in situ polymerizable collagen composition2022
Reflective memory bridge for external computing nodes2020
Injectable in situ polymerizable collagen composition2018
Reflective memory bridge for external computing nodes2018
State-retaining logic cell2017
CPU archtecture with highly flexible allocation of execution resources to thread2017
Implementing coherency with reflective memory2017
Writable device based on alternating current2017
Apparatus and method for reading a storage device with a ring oscillator and a t2016
Storage device write pulse control2016
Apparatus and method for multi-mode storage2015
Storage element reading using ring oscillator2014