Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for fabricating a semiconductor chip having CMOS devices and fieldless array

Methods for fabricating a semiconductor chip having CMOS devices and fieldless array

US Patent 6583066 · Granted Jun 24, 2003

Estimated economic value: $3,399,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for fabricating capacitor structures using the first contact metal2010
Deep implant self-aligned to polysilicon gate2010
Single poly CMOS logic memory cell for RFID application and its programming and 2010
Protection against in-process charging in silicon-oxide-nitride-oxide-silicon (S2008
Method of decreasing charging effects in oxide-nitride-oxide (ONO) memory arrays2006
Protection against in-process charging in silicon-oxide-nitride-oxide-silicon (S2005
Self-aligned process for fabricating memory cells with two isolated floating gat2004
Semiconductor chip having both polycide and salicide gates and methods for makin2004
Methods for making semiconductor chip having both self aligned silicide regions 2002
Methods for fabricating a semiconductor chip having CMOS devices and a fieldless2002
Methods for fabricating a semiconductor chip having CMOS devices and a fieldless2002
Methods for fabricating a semiconductor chip having CMOS devices and a fieldless2002