Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self aligned channel implant, elevated S/D process by gate electrode damascene

Self aligned channel implant, elevated S/D process by gate electrode damascene

US Patent 6583017 · Granted Jun 24, 2003

Estimated economic value: $4,263,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transistor including a hydrogen-diffusion barrier and methods for forming the sa2025
Integrated circuit having angled conductive feature2025
Thin film transistor featuring variable thickness glue layer with tapered end2025
Method for forming a 3-D semiconductor memory structure comprising horizontal an2025
Thin film transistor including a compositionally-modulated active region and met2025
Bipolar selector with independently tunable threshold voltages2025
Memory device and method for fabricating the same2025
Memory cell having source or drain electrode with kink portion, memory array and2025
Three-dimensional memory device with word lines extending through sub-arrays, se2025
Ferroelectric memory device and method of forming the same2025
Access transistors in a dual gate line configuration and methods for forming the2025
3D lateral patterning via selective deposition for ferroelectric devices2025