Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Computer-system-on-a-chip with test-mode addressing of normally off-bus input/output ports

Computer-system-on-a-chip with test-mode addressing of normally off-bus input/output ports

US Patent 6581019 · Granted Jun 17, 2003

Estimated economic value: $1,034,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-managed trust in internet of things networks2025
Protecting against malicious attacks in images2025
Electronic device access control using biometric technologies2018
Application profile driven scheduling and configuration in a system on a chip2018
On-line behavioral analysis engine in mobile device with multiple analyzer model2017
Cooperative loading of webpages based on shared meta information2017
Asset accessibility with continuous authentication for mobile devices2017
System and method of performing domain name server pre-fetching2016
Device, method, and system to enable secure distribution of javascripts2016
Cooperative loading of webpages based on shared meta information2016
Method and apparatus for content-based reduction of display power2016
Methods and apparatus for progressive pattern matching in a mobile environment2015