Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for evaluating and correcting errors in integrated circuit chip designs

Method and apparatus for evaluating and correcting errors in integrated circuit chip designs

US Patent 6578175 · Granted Jun 10, 2003

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Metal capacitor stacked with a MOS capacitor to provide increased capacitance de2010
Reliability analysis of integrated circuits2009
Process for the selective control of feature size in lithographic processing2005
Process for the selective control of feature size in lithographic processing2005
Semiconductor device having an interconnect layer with a plurality of layout reg2004
Method for making an interconnect layer and a semiconductor device including the2002
User interface for graphical application tool2000