Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for improving multi-bit error protection in computer memory systems

System and method for improving multi-bit error protection in computer memory systems

US Patent 6574746 · Granted Jun 3, 2003

Estimated economic value: $23,357,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Detection of multiple accesses to a row address of a dynamic memory within a ref2018
Detection of multiple accesses to a row address of a dynamic memory within a ref2016
Protected user-controllable volume snapshots2011
Method for recovery of natural gas from a group of subterranean zones2011
Communication link protocol optimized for storage architectures2010
Accurate hardware Power OK (POK) generation methodology for processors with vary2010
Method of communicating data in an interconnect system2009
Node controller for a data storage system2009
Method and apparatus for managing data storage systems2009
Method for improving un-correctable errors in a computer system2009
Applications for non-disruptively moving data between logical disk regions in a 2008
Toe-to-heel waterflooding with progressive blockage of the toe region2008