Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Input-output buffer circuit and method for avoiding inadvertent conduction of a pull-up transistor

Input-output buffer circuit and method for avoiding inadvertent conduction of a pull-up transistor

US Patent 6573765 · Granted Jun 3, 2003

Estimated economic value: $4,053,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic correlated double sampling for noise rejection in image sensors2023
Comparator noise reduction by means of a programmable bandwidth2013
Circuitry for biasing amplifiers2013
Programmable capacitor associated with an input/output pad2013
DVI link with parallel test data2012
DVI link with parallel test data2011
Programmable capacitor associated with an input/output pad2011
Programmable capacitor associated with an input/output pad2009
DVI link with parallel test data2008
DVI link with parallel test data2006
Voltage clamp circuit2005
Rail-to-rail CMOS comparator2003