Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for detecting lack of synchronism in VLSI designs during high level simulation

Method for detecting lack of synchronism in VLSI designs during high level simulation

US Patent 6567961 · Granted May 20, 2003

Estimated economic value: $14,158,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Display structure for electronic devices2025
Electronic devices with borderless displays2025
Curved devices2024
Optical system for head-mounted display2024
Electronic devices with borderless displays2024
Optical system for head-mounted display2023
Fan with self closing blades2002
Speculative instructions exection in VLIW processors2001
Processing system having device for testing the correct execution of instruction1995