Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and device for verification of VLSI designs

Method and device for verification of VLSI designs

US Patent 6567959 · Granted May 20, 2003

Estimated economic value: $27,973,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dry cooling tower2025
Cooking box functioning with an external source of hot air2025
Concentrating photovoltaic module2023
Photobioreactor2021
System, method, and computer program product for automatically inferring case-sp2021
System, method, and computer program product for sequential equivalence checking2021
System, method, and computer program product for generating a formal verificatio2020
Isolation module for use between power rails in an integrated circuit2020
Data carrying cable with mixed-gauge conductors to achieve longer reach and flex2019
Isolation module for use between power rails in an integrated circuit2017
Open-flow solar collector2017
Functional property ranking2016