Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing code size by executing no operation instructions that are not explicitly included in code using programmable delay slots

Method and apparatus for reducing code size by executing no operation instructions that are not explicitly included in code using programmable delay slots

US Patent 6564316 · Granted May 13, 2003

Estimated economic value: $1,567,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cameras with scanning optical path folding elements for automotive or surveillan2025
Microcode based hardware translator to support a multitude of processors2011
Processor core interface for providing external hardware modules with access to 2009
Apparatus and method for decoding and trace back of convolution codes using the 2006
Use of internal general purpose registers of a processor as a Java virtual machi2006
Interrupt handling mechanism in translator from one instruction set to another2004
Use of limited program space of general purpose processor for unlimited sequence2004
Cycle modeling in cycle accurate software simulators of hardware modules for sof2003
Non-aligned double word access in word addressable memory2003
Accumulation saturation by means of feedback2003
Accumulation saturation by means of feedback2003
Method for updating a pointer to access a memory address in a DSP2003