Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for correction of errors in a binary word stored in multi-level memory cells, with minimum number of correction bits

Method for correction of errors in a binary word stored in multi-level memory cells, with minimum number of correction bits

US Patent 6557138 · Granted Apr 29, 2003

Estimated economic value: $14,332,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nonvolatile memory cell with high programming efficiency2004
Method for programming multi-level non-volatile memories by controlling the gate2002
Nonvolatile memory test structure and nonvolatile memory reliability test method2000
Memory device with a memory cell array in triple well, and related manufacturing2000
Memory device with a cell array in triple well, and related manufacturing proces1999