Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for fabricating a MOS transistor having two gates, one of which is buried and corresponding transistor

Process for fabricating a MOS transistor having two gates, one of which is buried and corresponding transistor

US Patent 6555482 · Granted Apr 29, 2003

Estimated economic value: $14,332,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Phase change memory2021
Thermo-electric generator2020
Phase change memory2019
Method of manufacturing bistable strips having different curvatures2019
Device for converting thermal energy into electrical energy2019
Insulator material for use in RRAM2019
Thermo-electric generator2018
System for converting thermal energy into electrical power2018
Thermal energy harvesting device2018
Event detector2018
Thermal energy harvesting optimization with bistable elements and collaborative 2018
Method and structure of making enhanced UTBB FDSOI devices2017