Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fast locking CDR (clock and data recovery circuit) with high jitter tolerance and elimination of effects caused by metastability

Fast locking CDR (clock and data recovery circuit) with high jitter tolerance and elimination of effects caused by metastability

US Patent 6545507 · Granted Apr 8, 2003

Estimated economic value: $16,265,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduction of low frequency noise in a discrete spread spectrum timebase2024
Spectral shaping of spread spectrum clocks/frequencies through post processing2023
Spectral shaping of spread spectrum clocks/frequencies through post processing2020
Reduction of low frequency noise in a discrete spread spectrum timebase2019
Integrated circuit for clock generation for memory devices2018
Power supply unit and a method for operating the same2015
Integrated circuit for clock generation for memory devices2015
Integrated circuit for clock generation for memory devices2010
Method of transmitting serial bit-stream and electronic transmitter for transmit2010
Method of recovering digital data from a clocked serial input signal and clocked2008
Data synchronization arrangement2008
Data synchronization arrangement2006