Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low jitter transmitter architecture with post PLL filter

Low jitter transmitter architecture with post PLL filter

US Patent 6538499 · Granted Mar 25, 2003

Estimated economic value: $24,880,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems devices and processes to support mobile device management of multiple co2019
Video codec method and system2013
Apparatus and method for determining positions of pilot sub-carriers in an OFDM 2011
Combined decision feedback equalization and linear equalization2009
Method and apparatus for configuring data transmissions within a micro-area netw2009
Duty cycle correction of a multi-gigahertz clock signal with crossover point con2009
Differential signal strength detector2008
Method and apparatus for transceiving data in a micro-area network2007
Integrated high-speed serial-to-parallel and parallel-to-serial transceiver2006
Circuit for calibrating a resistance2005
Degenerative inductor-based gain equalization2005
Frequency multiplier and amplification circuit2005