Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low latency, low power deserializer

Low latency, low power deserializer

US Patent 6535527 · Granted Mar 18, 2003

Estimated economic value: $2,281,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adjustable soft shutdown and current booster for gate driver2021
Soft shutdown for isolated drivers2017
Capacitive isolation receiver circuitry2013
Low power metering using pulse counting2013
Frequency difference detector with hysteresis2005
Data transmitter with sequential serialization2003
Phase locked loop (PLL) with linear parallel sampling phase detector2003
Frequency difference detector with programmable channel selection2003
Differential charge pump2002
Low latency, low power deserializer2001
Circuit, architecture and method(s) of controlling a periodic signal generating 2000
Phase locked loop (PLL) with linear parallel sampling phase detector2000