Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Linearized digital phase-locked loop method

Linearized digital phase-locked loop method

US Patent 6535023 · Granted Mar 18, 2003

Estimated economic value: $2,281,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive refresh rate generator2025
Method and apparatus for asymmetrical communication2023
Inegrated circuits and method for maintaining a channel in an alive state during2023
Implementing and operating an ethernet network using dynamic physical layer node2023
Multi-endpoint data transport system2023
Method and system for securing communication links using enhanced authentication2021
Method and system for securing in-vehicle ethernet links2021
Multi-mode network access device2021
Method and system for bi-directional communication2021
Rapid rate adaptation in NBASE-T ethernet2021
Method and apparatus for asymmetric ethernet2021
Flexible data transmission scheme adaptive to communication channel quality2020