Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Combined floating-point logic core and frame buffer

Combined floating-point logic core and frame buffer

US Patent 6532018 · Granted Mar 11, 2003

Estimated economic value: $226,937,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable multiple-die graphics processing unit2025
Dual vector arithmetic logic unit2025
Spatial partitioning in a multi-tenancy graphics processing unit2025
Systems and methods for ray tracing acceleration structure level of detail proce2025
Graphics primitives and positions through memory buffers2024
Graphics processing systems and methods with geometry level of detail processing2024
Dual vector arithmetic logic unit2023
Spatial partitioning in a multi-tenancy graphics processing unit2022
Video frame interfaces for logically-defined pixels2022
Detection of hazardous driving using machine learning2021
Performing background functions using logic integrated with a memory2021
Variable rate shading2020