Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device having reduced interconnect-line parasitic capacitance

Semiconductor device having reduced interconnect-line parasitic capacitance

US Patent 6531776 · Granted Mar 11, 2003

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Context-based adaptive binary arithmetic coding decoder capable of decoding mult2024
Video residual decoding apparatus using storage device to store side information2024
Video residual decoding apparatus using neighbor storage device with smaller sto2023
Video processing apparatus for generating count table in external storage device2019
Multi-standard video decoder with novel bin decoding2019
Backward adaptation apparatus for applying backward adaptation to probability ta2017
Count table maintenance apparatus for maintaining count table during processing 2017
Buffering apparatus for buffering multi-partition video/image bitstream and rela2016
CMOS light sensor with the quantity of light sensing cells along a line is more 2009
CMOS light sensor and operation method thereof2008
Method of managing wafer defects2008
Real-time management systems and methods for manufacturing management and yield 2007