Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for watermarking a register-based programmable logic device core

Method for watermarking a register-based programmable logic device core

US Patent 6525557 · Granted Feb 25, 2003

Estimated economic value: $13,505,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for solubilizing metal oxides by surface treatment, surface treated metal2010
Methods and cores using existing PLD processors to emulate processors having dif2009
Configurable processor system2005
Configurable processor system2004
Method of watermarking configuration data in an FPGA by embedding the watermark 2004
Methods and systems for providing logic cores from third party logic core provid2003
Method and system for PLD swapping2003
FPGA customizable to accept selected macros2002
Methods to securely configure an FPGA to accept selected macros2002
FPGA customizable to accept selected macros2001
Methods to securely configure an FPGA using encrypted macros2001
Methods to securely configure an FPGA using macro markers2001