Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for controlling a clocked circuit having a register for storing a bit received from an input terminal and an output terminal connected to clock terminal of the clocked circuit

Method and apparatus for controlling a clocked circuit having a register for storing a bit received from an input terminal and an output terminal connected to clock terminal of the clocked circuit

US Patent 6519711 · Granted Feb 11, 2003

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus for adapting transmitter equalization coefficients based o2016
Slicer trim methodolgy and device2015
IQ-skew adaptation for a symmetric eye in a SerDes receiver2015
Pattern-based loss of signal detector2015
SerDes data sampling gear shifter2014
Joint transmitter and receiver gain optimization for high-speed serial data syst2014
Alignment for multiple FIFO pointers2014
Loss of lock detector for clock and data recovery system2014
Serializer-deserializer clock and data recovery gain adjustment2014
CDR with digitally controlled lock to reference2014
Receiver training with cycle slip detection and correction2013
Pattern detector for serializer-deserializer adaptation2013